 William Lin
|
a159b63c67
|
[bugfix] Harden OpenAI serving after post-merge review (#1782)
|
2026-08-28 22:29:24 -07:00 |
|
|
|
ac48bb3cd1
|
[feat] Add MiniMax H3 MLX T2VA inference (#1770)
Co-authored-by: Aryan Kumar <aryank@Aryans-Mac-Studio.local>
Co-authored-by: coderabbitai[bot] <136622811+coderabbitai[bot]@users.noreply.github.com>
Co-authored-by: CodeRabbit <noreply@coderabbit.ai>
|
2026-08-28 12:54:33 -07:00 |
|
|
William Lin
|
3987b9ddcd
|
[feat] Align multimodal OpenAI serving APIs (#1781)
|
2026-08-28 10:09:58 -07:00 |
|
|
William Linandshaoxiongduan
|
a534ba20a0
|
[feat] Add MiniMax H3 LoRA inference and preview launchers (#1771)
Co-authored-by: shaoxiongduan <shaoxiongduan@gmail.com>
|
2026-08-27 14:43:39 -07:00 |
|
|
KyleNeverGivesUp
|
e9bbaca07d
|
[perf] Disable every offload path on unified memory, unblocking MiniMax H3 generation on one GB10 (#1715)
|
2026-08-26 15:32:56 -07:00 |
|
|
KyleNeverGivesUp
|
9bfa585448
|
[perf]: stop holding the whole checkpoint during DiT load, unblocking MiniMax H3 on one GB10 (#1714)
|
2026-08-26 15:23:51 -07:00 |
|
|
KyleNeverGivesUp
|
c9c5585758
|
[perf]: MiniMax H3 on GB10 - skip text encoder CPU offload on unified memory (5m49s to 30ms) (#1710)
|
2026-08-26 12:03:14 -07:00 |
|
|
William Lin
|
9212f4f218
|
[ci] make GPU validation change-aware (#1747)
|
2026-08-25 21:26:25 -07:00 |
|
|
Aryan KumarandAryan Kumar
|
6388db815b
|
[bugfix] FastMetal-QAD MLX support: refuse CUDA QAD trees, use packed mlx_dit config, stream loads (#1736) (#1758)
Co-authored-by: Aryan Kumar <aryan5v@users.noreply.github.com>
|
2026-08-25 14:51:40 -07:00 |
|
|
William Lin
|
f9e3680f11
|
[perf] Align FastH3 optimized inference profile (#1748)
|
2026-08-23 02:01:03 -07:00 |
|
|
William Lin
|
98f761ec45
|
[bugfix] validation: inherit the trained denoising ladder (#1738)
|
2026-08-22 23:09:26 -07:00 |
|
|
Shao Duan
|
c041318f2c
|
[perf] Add fused NVLink all-to-all for Ulysses (#1740)
|
2026-08-22 23:06:24 -07:00 |
|
|
William Lin
|
604e0205a4
|
[perf] Keep odd MiniMax-H3 VSA tiles on sm100a (#1745)
|
2026-08-22 18:29:30 -07:00 |
|
|
William Lin
|
13213395b4
|
[perf] Parallelize MiniMax-H3 VAE over sequence ranks (#1744)
|
2026-08-22 18:05:31 -07:00 |
|
|
William Lin
|
c488fa1211
|
[perf] Add opt-in packed-varlen FA4 for MiniMax-H3 (#1742)
|
2026-08-22 17:16:47 -07:00 |
|
|
William Lin
|
d3cff517cd
|
[perf] Add opt-in regional fullgraph compile for DiT inference (#1741)
|
2026-08-22 12:14:39 -07:00 |
|
|
Junda Su
|
2f3d407406
|
[perf] Optimize MiniMax H3 VAE decoding (#1734)
|
2026-08-21 14:57:32 -07:00 |
|
|
Kaiqin Kong
|
bcffa4026e
|
[perf] Optimize MiniMax-H3 text encoder memory (#1732)
|
2026-08-21 14:57:06 -07:00 |
|
|
William Lin
|
6d6a10be7a
|
[feat] FastVideo-Minimax-FastH3-Preview few-step example + 64-token-tile VSA-H3 inference path (#1731)
|
2026-08-21 12:40:09 -05:00 |
|
|
Kaiqin Kong
|
73dd105f3d
|
[perf] Add opt-in MiniMax-H3 Sol-Engine fusions (#1735)
|
2026-08-21 12:39:28 -05:00 |
|
|
KyleNeverGivesUp
|
0462e1b0e7
|
[perf]: MiniMax H3 - build the Qwen3-VL encoder only as far as it is read (-13.7 GB) (#1711)
|
2026-08-20 23:19:25 -05:00 |
|
|
Kaiqin Kong
|
e0a3db5651
|
[perf] Reduce MiniMax-H3 VAE peak memory (#1703)
|
2026-08-20 23:13:23 -05:00 |
|
|
Raghav K
|
fca45bc8e1
|
[perf] Quantize frames to uint8 on-device before the post-decode D->H copy (#1362)
|
2026-08-20 21:55:55 -05:00 |
|
|
|
00338aa9ca
|
[perf] Add FA4 CuTe backward support for VSA-256 (#1639)
Co-authored-by: Hyunsung Lee <hyunsungl@sizigistudios.com>
Co-authored-by: alexzms <3036648523@qq.com>
|
2026-08-19 11:46:49 -07:00 |
|
|
Aryan KumarandAryan Kumar
|
8537dcd6de
|
[feat]: Apple Silicon MLX runtime — INT8 Wan2.1 and Wan2.2 inference (#1638)
Co-authored-by: Aryan Kumar <aryan5v@users.noreply.github.com>
|
2026-08-18 15:08:00 -07:00 |
|
|
William Lin
|
8208536cd1
|
[bugfix] profiler region system: record + export actually work, usability roll-up (#1691)
|
2026-08-09 20:35:53 -07:00 |
|
|
Kai
|
0653f8f3af
|
[new-model] Add V2A: native MMAudio inference pipeline (#1622)
|
2026-08-09 17:29:27 -07:00 |
|
|
William Lin
|
e0d702decb
|
[feat] VSA for MiniMax H3: packed mixed-modality sparse attention (#1695)
|
2026-08-09 13:10:51 -07:00 |
|
|
William Lin
|
9028953625
|
[misc] yapf pass under CI's interpreter (3.12) + pin hook language_version (#1702)
|
2026-08-08 22:24:17 -07:00 |
|
|
Junda Su
|
c3567eb468
|
[feat] add Minimax H3 sft pipeline (#1688)
|
2026-08-07 16:12:04 -07:00 |
|
|
Kaiqin Kong
|
126a75ad63
|
[misc] Support partial Hugging Face model downloads (#1684)
|
2026-08-06 16:09:46 -07:00 |
|
|
William Lin
|
b963a24612
|
[bugfix]: hard-fail when ATTN_QAT_INFER is selected but the kernel is unusable (#1690)
|
2026-08-06 13:12:27 -07:00 |
|
|
William Lin
|
fb7be2fe2c
|
[ci]: add golden-gate lane — single-layer bitwise DiT fingerprints for all SSIM-covered families (#1682)
|
2026-08-05 12:47:03 -07:00 |
|
|
William Lin
|
ab00392664
|
[bugfix]: add GB200 to the inline SSIM device tables #1676 missed (#1681)
|
2026-08-05 10:33:46 -07:00 |
|
|
Kaiqin Kong
|
e8b0e4c61e
|
[feat] Add MiniMax H3 (#1674)
|
2026-08-04 13:54:39 -07:00 |
|
|
William Lin
|
c3d07c870b
|
[bugfix]: give GB200 its own SSIM reference folder instead of B200's (#1676)
|
2026-08-03 15:14:25 -07:00 |
|
|
William Lin
|
b9be2449dc
|
[refactor]: delete the dead global attention-backend override (#1672)
|
2026-08-02 18:00:42 -07:00 |
|
|
William Lin
|
7b094c945b
|
[refactor]: resolve attention backend once per component at load time (#1657)
|
2026-08-02 15:07:42 -07:00 |
|
|
William Lin
|
eeb3e8a597
|
[bugfix]: left-align Gemma connector tokens per batch row (#1664)
|
2026-08-02 15:01:34 -07:00 |
|
|
KyleNeverGivesUpandClaude Opus 5
|
99d04a7f98
|
[bugfix] keep loader-populated text encoder configs in the validation pipeline (#1669)
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-08-02 14:10:16 -07:00 |
|
|
William Lin
|
1b2b2a0161
|
[bugfix]: copy text encoder outputs out of CUDAGraph static buffers (#1650)
|
2026-07-27 21:52:53 -07:00 |
|
|
William Lin
|
422585d08f
|
[misc]: add LTX-2.3 fine-tuning example recipes (#1651)
|
2026-07-27 18:42:44 -07:00 |
|
|
William Lin
|
af2934dd6b
|
[feat]: FA4-FP4 ATTN_QAT_INFER on sm_100/sm_103 + NVFP4 weight purge (#1647)
|
2026-07-27 15:46:52 -07:00 |
|
|
Mac Lee
|
7a592ff09a
|
[ci]: cache FastVideo kernel builds in Modal (#1562)
|
2026-07-26 04:21:09 -07:00 |
|
|
Lev NovitskiyandClaude Sonnet 5
|
8b23984c79
|
[feat] Add Kandinsky5 QAD training pipeline: data preprocessing, QAT finetune, QAT-aware DMD distillation (#1601)
Co-authored-by: Claude Sonnet 5 <noreply@anthropic.com>
|
2026-07-26 02:59:21 -07:00 |
|
|
William Lin
|
bf18371afe
|
[feat] Enable LTX-2 NVFP4 linear and attention QAT fine-tuning (#1626)
|
2026-07-26 02:19:34 -07:00 |
|
|
Adriel FungandSolitaryThinker
|
521dee0e82
|
[perf]: enable per-block torch.compile for LTX2 with persistent cache (#1602)
Co-authored-by: SolitaryThinker <wlsaidhi@gmail.com>
|
2026-07-20 15:59:13 -07:00 |
|
|
William Lin
|
65f3b946b9
|
[feat] Add LTX-2 and LTX-2.3 fine-tuning to the modular trainer (#1624)
|
2026-07-20 11:58:39 -07:00 |
|
|
Junda Su
|
755a4e4470
|
[new-model] Add LingBot-Video Dense and MoE/refiner T2V inference (#1595)
|
2026-07-18 20:18:16 -07:00 |
|
|
|
9709b7513b
|
[feat] Port NVFP4 QAT/QAD to modular train framework (#1619)
Co-authored-by: Peiyuan Zhang <email>
Co-authored-by: Peiyuan <a>
|
2026-07-18 15:01:09 -07:00 |
|