Satyam Srivastava
0ef47caf86
[bugfix]: select architecture-specific Blackwell kernel targets
...
- Detect GB200 and GB300 as 10.0a and 10.3a
- Build future GB200 CI images with 10.0a
- Add regression tests for detection, cache keys, and build arguments
2026-10-05 15:42:48 -07:00
Satyam Srivastava
e71d01648c
[feat]: add selectable Modal and GB200 Kubernetes GPU CI
...
- Preserve existing CI and add configurable GPU backend routing
- Limit execution to 2 active PRs, 4 GPUs per PR, and 8 GPUs total
- Add persistent admission, cancellation recovery, and backend statuses
- Document deployment and add infrastructure regression tests
2026-10-01 14:44:14 -07:00
Max LI
dd35763ad6
[bugfix] Fix MLX prompt enhancement sampler compatibility ( #1891 )
2026-09-27 14:53:25 -07:00
lpc0220 and Claude Fable 5.1
aef4e9b3b1
[kernel] VSA kernel: one sm_100a / sm_103a image per listed arch; un-gate backward on sm_103a ( #1833 )
...
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com >
2026-09-12 16:49:36 -07:00
SYLAR
7bb76b5ec9
[feat] Add native SM103a VSA support ( #1812 )
...
Signed-off-by: lishunyang12 <lishunyang12@163.com >
2026-09-03 15:00:28 -07:00
Suhaan Khurana
29ff16ec96
[feat] Add MiniMax H3 MLX spatial fast mode ( #1789 )
2026-08-30 17:47:02 -07:00
Aryan Kumar and Aryan Kumar
8f9d76a80d
[perf]: dispatch wide-M affine H3 MLX linears through dequant plus dense GEMM ( #1788 )
...
Co-authored-by: Aryan Kumar <aryan5v@users.noreply.github.com >
2026-08-30 14:42:01 -07:00
a4d9a75e2c
[perf] Add MiniMax H3 MLX VSA and SIMD attention ( #1776 )
...
Co-authored-by: Aryan Kumar <aryan5v@users.noreply.github.com >
Co-authored-by: coderabbitai[bot] <136622811+coderabbitai[bot]@users.noreply.github.com>
2026-08-30 13:44:54 -07:00
William Lin
9212f4f218
[ci] make GPU validation change-aware ( #1747 )
2026-08-25 21:26:25 -07:00
Aryan Kumar and Aryan Kumar
6388db815b
[bugfix] FastMetal-QAD MLX support: refuse CUDA QAD trees, use packed mlx_dit config, stream loads ( #1736 ) ( #1758 )
...
Co-authored-by: Aryan Kumar <aryan5v@users.noreply.github.com >
2026-08-25 14:51:40 -07:00
William Lin
f9e3680f11
[perf] Align FastH3 optimized inference profile ( #1748 )
2026-08-23 02:01:03 -07:00
Shao Duan
c041318f2c
[perf] Add fused NVLink all-to-all for Ulysses ( #1740 )
2026-08-22 23:06:24 -07:00
KyleNeverGivesUp and SolitaryThinker
a63ccce73d
[docs]: add a maintained inference cookbook ( #1290 )
...
Co-authored-by: SolitaryThinker <wlsaidhi@gmail.com >
2026-08-21 01:53:44 -05:00
Aryan Kumar and Aryan Kumar
8537dcd6de
[feat]: Apple Silicon MLX runtime — INT8 Wan2.1 and Wan2.2 inference ( #1638 )
...
Co-authored-by: Aryan Kumar <aryan5v@users.noreply.github.com >
2026-08-18 15:08:00 -07:00
William Lin
fb7be2fe2c
[ci]: add golden-gate lane — single-layer bitwise DiT fingerprints for all SSIM-covered families ( #1682 )
2026-08-05 12:47:03 -07:00
Mac Lee
7a592ff09a
[ci]: cache FastVideo kernel builds in Modal ( #1562 )
2026-07-26 04:21:09 -07:00
William Lin
229419208e
[ci]: opt in to fork-PR head checkout after actions/checkout guard change ( #1625 )
2026-07-20 13:12:22 -07:00
William Lin
32cd603515
Revert docs trusted-branch-only workflow ( #1618 )
2026-07-17 00:22:56 -07:00
William Lin
133a5278af
[ci] Run docs only for trusted PR branches ( #1610 )
2026-07-15 18:51:59 -07:00
William Lin
d3232cea5a
[ci]: gate the full-suite trigger on pre-commit and docs build ( #1572 )
2026-07-11 02:56:49 +00:00
Atharv Ramesh
af4a77553c
[ci]: add SSIM reference bootstrap flow ( #1522 ) ( #1547 )
2026-07-10 01:49:38 +00:00
William Lin
76b0550c15
[ci]: run pre-commit on fork PRs without manual approval ( #1555 )
2026-07-05 14:18:16 -07:00
Mac Lee
6a32cf3a5e
[ci]: expose LoRA extraction slash command ( #1542 )
2026-07-05 06:45:31 -07:00
zainnh and SolitaryThinker
98ac10a528
[infra] Auto-rebuild CUDA images when docker/Dockerfile changes on main ( #1526 )
...
Co-authored-by: SolitaryThinker <wlsaidhi@gmail.com >
2026-07-04 16:25:46 -07:00
William Lin
b36d0ef085
[infra] Add DGX Spark and multi-architecture CUDA support ( #1447 )
2026-07-03 13:41:43 -07:00
William Lin
fc02a9ce8e
[ci] aarch64 kernel wheel: build for Blackwell (sm_100a/sm_120a), not Hopper ( #1516 )
2026-06-29 16:10:42 -07:00
William Lin
a11ec43de2
[ci] build + publish aarch64 (Grace Hopper) kernel wheels alongside x86_64 ( #1514 )
2026-06-29 12:28:34 -07:00
William Lin
c4e108de78
[docs]: modernize documentation build ( #1503 )
2026-06-28 02:02:09 -07:00
William Lin
7cebf5f82c
[ci] cap kernel wheel build parallelism to avoid runner OOM ( #1483 )
2026-06-23 14:17:56 -07:00
William Lin
887aaf3d3e
[ci] bump cuda-toolkit action to v0.2.35 to fix kernel cu130 publish ( #1481 )
2026-06-23 10:33:31 -07:00
William Lin
b1d89eba1f
[chore] release fastvideo-kernel 0.3.0 ( #1478 )
2026-06-23 10:02:27 -07:00
Shao Duan
4d6ac89b43
[ci] eval: add metric regression + identity-invariant ci tests ( #1451 )
2026-06-23 01:27:34 -07:00
Junda Su
58caa5109f
[ci] Add DreamVerse app CI tests ( #1386 )
2026-05-23 14:28:26 -07:00
Junda Su
266fa044b3
[infra] Add Dreamverse Modal UI image build ( #1381 )
2026-05-22 11:36:53 -07:00
Junda Su
eef473225d
[ci] Add Dreamverse Docker image workflow ( #1369 )
2026-05-20 13:50:02 -07:00
alexzms and mergify[bot]
0df1445d0d
[ci] add GPU model loading tests for fastvideo.train (PR 4/9) ( #1274 )
...
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
2026-05-12 16:54:37 -07:00
William Lin
140bd1a6cf
[misc]: standardize install instructions on uv pip install ( #1279 )
2026-05-02 12:45:50 -07:00
Jinzhe Pan
12d699cd78
[ci] Add direct test retry with check overwrite and aggregate status refresh ( #1214 )
2026-04-01 17:21:28 +08:00
Jinzhe Pan
34f14ded21
[ci] Use pull_request_target for Full Suite trigger ( #1213 )
2026-04-01 03:01:07 +08:00
Jinzhe Pan
71d1ab411f
[ci] Fix jq crash when Buildkite build env is null ( #1212 )
2026-04-01 02:35:01 +08:00
Jinzhe Pan
3b3806b3f6
[ci] Fix /merge to directly trigger Full Suite + simplify rebase conditions ( #1209 )
2026-03-31 23:17:09 +08:00
Jinzhe Pan
3966a365d0
[ci] Add statuses:write permission for /test pre-commit ( #1207 )
2026-03-31 20:33:18 +08:00
Jinzhe Pan
d73fd14af0
[ci] Post pre-commit status to PR commit SHA ( #1206 )
2026-03-31 20:21:21 +08:00
Jinzhe Pan
a87cc89916
[ci] Trigger pre-commit on /test slash commands ( #1205 )
2026-03-31 20:12:57 +08:00
Jinzhe Pan
81fd80c8ee
[ci] Add TEST_SCOPE routing for clean single-test execution ( #1203 )
2026-03-31 19:40:59 +08:00
Jinzhe Pan
ff22439f28
[ci] Fix fork PR checkout for /test and Full Suite triggers ( #1202 )
2026-03-31 13:42:13 +08:00
Jinzhe Pan
de0de04212
[ci] Replace Merge Queue with auto-merge — reduce CI complexity ( #1200 )
2026-03-31 10:09:33 +08:00
Jinzhe Pan
ab55e57c22
[ci] Fix Merge Queue requeue and draft PR pre-commit skip ( #1197 )
2026-03-30 22:35:13 +08:00
Jinzhe Pan
833a33b663
[ci] CI follow-up: gate checks, issue label unification, draft PR skip ( #1193 )
2026-03-30 20:19:46 +08:00
Jinzhe Pan
be35003cb1
[ci] Merge Queue, label system overhaul, and slash commands (2/2) ( #1187 )
2026-03-30 08:22:35 +08:00
Satyam Srivastava