|
aaef49bfc6
|
[feat]: run FastH3 across two DGX Sparks with Ray sequence parallel (#1803)
Co-authored-by: Kyle <shh075@ucsd.edu>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
Co-authored-by: Satyam Srivastava <srivastavasatyam53@gmail.com>
Co-authored-by: Aryan Kumar <aryan5v@users.noreply.github.com>
|
2026-09-01 01:37:23 -07:00 |
|
|
William Lin
|
d3cff517cd
|
[perf] Add opt-in regional fullgraph compile for DiT inference (#1741)
|
2026-08-22 12:14:39 -07:00 |
|
|
Shao Duan
|
c4ad4227c0
|
[misc] MiniMax-H3: move the AdaLN converter into scripts/checkpoint_conversion (#1712)
|
2026-08-21 02:15:00 -05:00 |
|
|
Shao Duan
|
541ef014ee
|
[perf] MiniMax-H3: rank-reduced AdaLN pruned model option (-39% params, -23 GiB VRAM) (#1699)
|
2026-08-09 12:31:57 -07:00 |
|
|
William Lin
|
9028953625
|
[misc] yapf pass under CI's interpreter (3.12) + pin hook language_version (#1702)
|
2026-08-08 22:24:17 -07:00 |
|
|
William Lin
|
15568f27db
|
[perf]: H3 torch.compile + CUDA graphs (1.2-1.3x) with denoising step marking (#1689)
|
2026-08-06 16:23:33 -07:00 |
|
|
Kaiqin Kong
|
e8b0e4c61e
|
[feat] Add MiniMax H3 (#1674)
|
2026-08-04 13:54:39 -07:00 |
|